PATENT ABSTRACTS OF JAPAN

(11)Publication number:

2001-015932

(43) Date of publication of application: 19.01.2001

(51)Int.CI.

H05K 3/46 H05K 1/03

(21)Application number: 11-180937

(71)Applicant : IBIDEN CO LTD

(22)Date of filing:

25.06.1999 (72)Invento


(72)Inventor: ENOMOTO AKIRA

KARIYA TAKASHI

(54) MULTILAYER PRINTED WIRING BOARD

(57) Abstract:

PROBLEM TO BE SOLVED: To obtain a multilayer printed wiring board exhibiting a low inner residual stress after laminating by thermal pressing by reducing elastic deformation and plastic deformation of insulating bases comprising the multilayer printed wiring board. SOLUTION: A plurality of circuit boards having conductor circuits 50 on one side or both sides of its insulating substrate and via holes which electrically connect the conductor circuits 50 through the insulating substrate are layered and integrated by thermal press to form the multilayer printed wiring board. In this case, the insulating substrate is formed of glass fabric epoxy resin substrate 20–800 μm thick and contains 60–90 wt.% of glass fabric and SiO2 base filler.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office